Integrated Management of Power Aware Computing and Communication Technologies


Algorithm and methodology

Methodology

  • Behavioral schedule and communicaiton workloads are mainly used as algorithm inputs.
  • Topology iterator enumerates bus topologies to be explored.
  • In constraint set are illegal combinations of power modes and working modes(i.e. bandwidth constraints).
  • Power modes traversor finds valid power management schemes and check whether the bus topology and power management scheme meet all system constraints
  • If yes, a solution is obtained.
  • Outputs include a feasible bus topology, corresponding power management schemes

Algorithm

Bus topology enumeration Enumerate a large number of bus topology candidates
Power management schemes tranersal Incorporate low power design techniques into the power management schemes, set different power modes comnications to components
Power calculator Find out the total power consumption for the system in each schedule step.


Impacct homepage
Last Modified Thu, Nov 2, 2000
Links on these pages to commercial sites do not represent endorsement by the University of California or its affiliates. See UCI Administrative Policies & Procedures Section 800-16 for the World Wide Web Publishing Policy